Abstract. The single-chip design of a 20MHz IBM-3270 coax protocol handler in a conventional 3 tam CMOS process-technology is discussed. The harmonious combination of CMOS circuit tricks and high-level design disciplines allows the 50k transistor design to be compiled and optimized into a 35 ram**2 chip in 4 manweeks. The design methodology stresses the application of high-level silicon constructs and built-in testability.
Introduction
The IBM-3270 protocol relates to the exchange of control & data messages between an IBM computer and a collection of intelligent peripherals over a serial coaxline (see It is generally acknowledged, that full-custom design provides for an optimal design, yet at the expense of design time. Standard-cell could provide a compromise, but often lacks sufficient sophistication to benefit fully from the design structure. This can be improved by introducing standard structures above the gate level. In the paper the function cell will be introduced. As shown, this allows to retain the design structure, while reaching a speed of design similar to full-custom.
In the first paragraph the system architecture will be outlined. Then the function cell is introduced and it is shown how a system specification in the C-programming language corresponds to a collection of function cells. Ensuing it will be discussed how testability can be accommodated for. In conclusion the overall design process will be dis- 
System architecture
The IBM-3270 protocol handler interfaces between a coaxline network and the custom application. The application needs a screen memory, where the symbols to be printed/imaged are written together with attribute and font info. Part of this information is pre-stored such as character fonts; part of it is constantly changing. Furthermore the application is microprocessor based to serve the actual peripheral. The connection to the LSID904 screen memory must be claimed from and granted by the LSID904.
Response time depends on the priority of the command currently executed by the protocol handier. Figure 2 shows, that the LSID904 acts as an intelligent arbiter between several datastreams. Additionally control messages are exchanged between the parts of the system.
Control messages are prioriterized. -a 3-wire timing bus for system timing -an 8-wire control bus for addressing internal storage location and for specifying a internal command -an 8-wire databus for carrying data & external memory address information. ternaI busses is accomplished and finally some internal bookkeeping is performed, while the next internal command is interpreted. In case the screen memory is destination the first 2 cycles are interchanged to reduce the chance on memory wait states.
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Function cell
The archetype of the function cell is Clark's macromodule The target technology is a 3 tam CMOS process with single-layer metal. From the orthogonality of data-and controlpart it follows, that the controllines will run for several millimeter in polysilicon. This leads to not acceptable transfer delays. A special cell has been developed to refresh the control signal at regular intervals (Fig.7) . The driver D1 is dimensioned large enough to draw the line low. However if the line is to carry a logic ' 1', it will slowly start loading the line. Once this signal level passes the threshold of the feedback inverter, the other Pmost P1 will become conducting providing a very fast signal edge. Although the inertial switching delay is thus enlarged, the overall propagation delay is reduced. In our case, placing a repeater every 1.2 mm brings for the largest function cell the access time down from 178 nsec to a comfortable 38 nsec.
• also a secondary function control. This latter control structure allows for a degree of post activity, for instance for refreshing register contents.
-twin cnnfi_~uration. Here both the datapart and the function control part are doubled. The total then corresponds to one function cell but with two addresses.
This largely circumvents the function control pitch problem.
-bi-face confi_mJratinn. Here the timing, primary and secondary function control macros are doubled. This corresponds to one function cell with post-activity and two addresses.
From the template of the function cell, it is clear that a direct correpondence can be maintained between the Clanguage description of the macro composition, if one takes care to structure the program in the same manner as it is envisaged to assemble the macros.
Physical interfaces
The memory management unit largely consists of a set of offset registers, of which the content will be merged with the content of the current address counter. Only a small timing controller is required.
The coax unit is much more complicated. On the receiving side a Manchester-If coded serial datastream has to be decoded, simultaneously checking for parity, and will be parallelly distributed dependent on the content of the message. On the transmitting side a parallel word has to be serialised, parity has to be added and the result has to be shifted out serially. In the Manchester-II code data items require also mid-transitions. Hence to maintain the required accuracy in sampling, the datarate is 1/16 of the system clockrate. Especially the error handling makes the specification complicated.
In order to contain the design complexity and ease the specification of internal parallellism, the coax unit is de- This not only made it feasible to construct the physical layout in a matter of weeks, but also reduced changing over to a different process technology to a mere re-design of 56 small leafcells.
Discussion
According to Adshead, VLSI stands for "Very Large Slips The LSIDg04 is fully programmable, yet shows all the benefits of dedicated hardware. For instance the Poll Response takes a single internal cycle, which stays well within the IBM-imposed limit of 5 gsec. The DP8344 on the other hand, which is based on a stored-program microprocessor with dedicated on-chip peripheral circuitry, will distinctly exceed this limit. Furthermore due to the builtin locality of the function cells, the design will not only benefit directly from migrating to a process technology with smaller detail, but it is also feasible to do so without changing the implementation.
